Datasheet4U Logo Datasheet4U.com

CY2309C - Zero Delay Buffers

Download the CY2309C datasheet PDF (CY2305C included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for zero delay buffers.

Description

The CY2305C and CY2309C are die replacement parts for CY2305 and CY2309.

The CY2309C is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package.

Features

  • 10 MHz to 100.
  • 133 MHz operating range.
  • Zero input and output propagation delay.
  • Multiple low skew outputs.
  • One input drives five outputs (CY2305C).
  • One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C).
  • 50 ps typical cycle-to-cycle jitter (15 pF, 66 MHz).
  • Test mode to bypass phase locked loop (PLL) (CY2309C) only, see Select Input Decoding on page 6.
  • Available in space saving 16-pin 150 Mil small outline integrated circuit (SOIC) or 4.4 mm.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY2305C_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • CY2309 - Low Cost 3.3 V Zero Delay Buffer (Cypress)
  • CY2304 - 3.3V Zero Delay Buffer (Cypress)
  • CY2304NZ - Four Output PCI-X and General Purpose Buffer (Cypress)
  • CY2305 - Low Cost 3.3 V Zero Delay Buffer (Cypress)
  • CY2308 - 3.3V Zero Delay Buffer (Cypress)
  • CY23EP05 - 5 Output Zero Delay Buffer (Cypress)
  • CY23EP09 - Nine-Output Zero Delay Buffer (Cypress)
  • CY23FP12 - 200MHz Field Programmable Zero Delay Buffer (Cypress)
  • CY23FS08 - 2.5V / 3.3V Zero Delay Buffer (Cypress)
  • CY23S02 - Frequency Multiplier and Zero Delay Buffer (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY2300 - Phase-Aligned Clock Multiplier
  • CY2302 - Frequency Multiplier and Zero Delay Buffer
  • CY2303 - Phase-Aligned Clock Multiplier
  • CY2305C - Zero Delay Buffers
  • CY2313ANZ - 3.3V SDRAM Buffer for Desktop PCs with 3 DIMMs
  • CY2318ANZ - 3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs
  • CY2318BNZ - 3.3V SDRAM Buffer for Desktop PCs with 4 DIMMs
  • CY23FS04 - 2.5V / 3.3V Zero Delay Buffer

Full PDF Text Transcription

Click to expand full text
CY2305C CY2309C 3.3 V Zero Delay Clock Buffer 3.3 V Zero Delay Clock Buffer Features ■ 10 MHz to 100–133 MHz operating range ■ Zero input and output propagation delay ■ Multiple low skew outputs ■ One input drives five outputs (CY2305C) ■ One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C) ■ 50 ps typical cycle-to-cycle jitter (15 pF, 66 MHz) ■ Test mode to bypass phase locked loop (PLL) (CY2309C) only, see Select Input Decoding on page 6 ■ Available in space saving 16-pin 150 Mil small outline integrated circuit (SOIC) or 4.4 mm thin shrunk small outline package (TSSOP) packages (CY2309C), and 8-pin, 150 Mil SOIC package (CY2305C) ■ 3.
Published: |